


Page	Title of schematic page	Rev.	Date
01	Page List	1A	
02	Block Diagram	1A	
03	Change List	1A	
04	FP2 1/4(PEG&UMI)	1A	
05	FP2 2/4(DDR3 I/F)	1A	
06	FP2 3/4(DP/MISC)	1A	
07	FP2 4/4(POWER/GND)	1A	
08	FCH 1/6(GPIO/USB/AZ)	1A	
09	FCH 2/6(UMI/PCIE/PCI/CLK)	1A	
10	FCH 3/6(SATA/VGA/SPI)	1A	
11	FCH 4/6(POWER)	1A	
12	FCH 5/6(Strap)	1A	
13	FCH 6/6(GND)	1A	
14	DDR3 DIMM-0-STD	1A	
15	DDR3 DIMM-1-STD	1A	
16	WPCE985L & FLASH	1A	
17	LVDS\TS\NFC	1A	
18	CARD READER(RTS5209)	1A	
19	HDMI/THERMAL	1A	
20	USB	1A	
21	LAN (RTL8111GS)	1A	
22	WLAN/KB-BL	1A	
23	HDD/ODD/G-SENSOR/TP/FAN	1A	
24	Audio ALC233-CG	1A	
25	LED/PS/DMIC\Camera	1A	
26	POWER +VCC_CORE (ISL62771)	1A	
27	POWER 3VPCU&RVCC5(TPS51427)	1A	
28	POWER 1.35VSUS/VTT_MEM	1A	
29	POWER +1.1V(G5602R41U)-5A	1A	
30	POWER VCC1.2/VCC2.5/Thermal	1A	
31	POWER(BAT IN / ADA IN/ UL)	1A	
32	POWER CHARGER (ISL88731C)	1A	
33	HOLE/EMI/KB	1A	
34	eDP to LVDS	1A	
35	IO PORT LIST	1A	

* : No mount
I@ : For native eDP output
D@ : For eDP to LVDS output



Change List

MB_SCH_DVT_001
P21 Reserve U30,LR12,LR13,LC21
Reason : For LAN S5 wake up won't be supported.
Possible Risk: No.

MB_SCH_DVT_002
P25 Chang R198 and R309 resistor
Reason : Modify circuit for LED Light
Possible Risk: No.

MB_SCH_DVT_003
P22 Delete R333 0ohm and add F9(0.35A) fuse
P22 Delete R468[100K],Q33[2N7002]
Reason : Modify circuit for KB BL protection.
Possible Risk: No.

MB_SCH_DVT_004
P9 Change part of Crystal Y1 32.768K.
Reason : Original part is EOD.
Possible Risk: No.

MB_SCH_DVT_005
P8 Modify circuit for NFC function.
Change R685,R686 to R681,R684.
change NFC_EN from GPIO166 to GEVENT22#.
Reason : To enable NFC function.
Possible Risk: No.

MB_SCH_DVT_006
P16 Reserve diode KD4 for EC_PWRBTN#.
P22 Reserve diode D12 for WLAN_RF_ON.
Reason :For cost down.
Possible Risk: No.

MB_SCH_DVT_007
P20 Add choke for USB ports.
P25 Add choke for Camera USB interface.
Reason :EMI issue.
Possible Risk: No.

MB_SCH_DVT_008
P7,P11 Change capacitors 22U X5R 0805 to 22U X5R 0603.
Reason :To enlarge the distance between Cap. and Keyboard.
Possible Risk: No.

MB_SCH_DVT_009
P33 Change FCH NUT shape.
Reason :To fit screw's size.
Possible Risk: No.

MB_SCH_DVT_010
P16 Add KR42 10K ohm.
Reason :To fit LVDS panel power sequence.
Possible Risk: No.

MB_SCH_DVT_011
P8 Add SMBUS path from FCH to RTD2136R.
Reason :Reserve the way to flash RTD2136R eFuse.
Possible Risk: No.

MB_SCH_DVT_012
P9,P21 Change Capacitors for XTAL Y2, LY1.
Reason :For more precisely frequency of XTAL.
Possible Risk: No.

MB_SCH_DVT_013
P19 Change Resistor of HDMI signals resistors.
Reason :For better HDMI signal quality.
Possible Risk: No.

POWER


2A-P1
Change PC580 and PC599 from 0.047u to 0.068 for fine tune IC response




2A-P2
add PC617, PC618, PC619, PC620 for meet AMD SPEC of ripple


2A-P3
change PR58 from 255k to 196k for fine tune OCP




2A-P4
change from 3.75k to 3K for fine tune OCP

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.













BOTTOM SIDE DECOUPLING







- 1.Level 1 Environment-related Substances Should Never be Used.
- 2.Recycled Resin and Coated Wire should be procured from Green Partners.

SATA HDD

SATA ODD

SATA_CALP/N:35 ohm,<1"

25 SATA_ACT#

TP232 ● AH16
TP233 ● AM15
TP234 ● AJ16

TP235 ● AK15
TP236 ● AN16
TP237 ● AL16

TEMPIN0 K6
TEMPIN1 K5
TEMPIN2 K3
TEMPIN3 M6

TEMPIN0/GPIO171
TEMPIN1/GPIO172
TEMPIN2/GPIO173
TEMPIN3/TALERT#/GPIO174

Bolton-M3

Part 2 of 5

SD_CLK/CLK_2/GPIO73
SD_CMD/LOAD_2/GPIO74
SD_CD#/GPIO75
SD_WP#/GPIO76
SD_DATA0/SDAT1_2/GPIO77
SD_DATA1/SDAT0_2/GPIO78
SD_DATA2/GPIO79
SD_DATA3/GPIO80

GBE_COL
GBE_CRS
GBE_MDCK
GBE_MDIO
GBE_RXCLK
GBE_RXD3
GBE_RXD2
GBE_RXD1
GBE_RXD0
GBE_RXCTL/RXDV
GBE_RXERR
GBE_TXCLK
GBE_TXD3
GBE_TXD2
GBE_TXD1
GBE_TXD0
GBE_TXCTL/TXEN
GBE_PHY_PD
GBE_PHY_RST#
GBE_PHY_INTR

AC4
AD1
AD3
W10
AB8
AH7
AT7
AE7
AD7
AG8
AD1
AB7
AF9
AE8
AD6
AB9
AC7
AA7
QW9

GBE PHY INTR

V6 FCH_SPI_SI
V5 FCH_SPI_SO
V3 FCH_SPI_CLK
V6 FCH_SPI_CS0#
V1 FCH_SPI_WP# R716 0.4 FCH_SPI_WP#

SPI_DI/GPIO164
SPI_DO/GPIO163
SPI_CLK/GPIO162
SPI_CS1#/GPIO165
ROM_RST#/SPI_WP#/GPIO161

VGA_RED L30
VGA_GREEN L32
VGA_BLUE M29

VGA_HSYNC/GPO68
VGA_VSYNC/GPO69
VGA_DDC_SDA/GPO70
VGA_DDC_SCL/GPO71

VGA_DAC_RSET K31
AUX_VGA_CH_P V28
AUX_VGA_CH_N V29

AUXCAL U28



ML_VGA_L0P T31
ML_VGA_L0N T33
ML_VGA_L1P T28
ML_VGA_L1N T32
ML_VGA_L2P R36
ML_VGA_L2N P28
ML_VGA_L3P P28
ML_VGA_L3N C29

ML_VGA_HPD/GPIO229

VIN0/GPIO175
VIN1/GPIO176
VIN2/SDAT1_1/GPIO177
VIN3/SDAT0_1/GPIO178
VIN4/SLC0AD_1/GPIO179
VIN5/SCLK_1/GPIO180
VIN6/GBE_STAT3/GPIO181
VIN7/GBE_LED3/GPIO182


N2 GPIO175
M3 DRAM_VOLTAGE_SET
L2 GPIO177
N4 BOARD_ID0
P1 BOARD_ID1
P3 BOARD_ID2
M1 BOARD_ID3
M5 BOARD_ID4

NC1
NC2
NC3
NC4
NC5



FCH SPI (CLG)

W25X64FVSSIQ: AKE3EFP0N07 For Quad IO



Resistors close to SPI ROM

16 F_CS0#_PCH R725 22/J 4 FCH_SPI_CS0# R

16 F_SDI_PCH R726 22/J 4 FCH_SPI_SI R

16 SCK_PCH R727 22/J 4 FCH_SPI_CLK R


16 SDO_PCH R728 22/J 4 FCH_SPI_SO R

For NPCB885L Using

SIZE	Board ID0
HKA 14"	0
HKB 15"	1

I/F	Board ID1
eDP	0
LVDS	1


CPU	Board ID2	Board ID3
A4	0	0
A6	0	1
A8	1	0
A10	1	1



STRAPS PINS



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

		PCI_CLK1		PCI_CLK3	PCI_CLK4	(LPCCLK0) CLK_PCI_LPC	(LPCCLK1) CLK_PCI_EC	EC_PWM2	CLK_RTC
PULL HIGH		ALLOW PCIe Gen2 DEFAULT		USE DEBUG STRAP	Reserved	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW		FORCE PCIe Gen1		IGNORE DEBUG STRAP DEFAULT	Required setting for integrated clock mode DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE enable

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

DEBUG STRAPS

12

FCH has 15K Internal Pull Up for PCI_AD[27:23]



	PCI_AD27		PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT		normal REFCLK DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL		Inverted REFCLK	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT

Quanta Computer Inc.
PROJECT : HKA

Size

Document Number

Rev

FCH 5/6(Strap)

1A


Date: Wednesday, April 24, 2013

Sheet

12

of

35



Quanta Computer Inc.

PROJECT : HKA


Size	Document Number	Rev
		1A

FCH 6/6(GND)


Date: Wednesday, April 24, 2013	Sheet 13 of 35
---------------------------------	----------------

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

DDR_RVS (DDR)





DDR_STD (DDR)





STD Type

Place these Caps near So-Dimm1.



STD Type




Quanta Computer Inc.
PROJECT : HKA

Size	Document Number	Rev
	DDRIII SO-DIMM-1	1A
Date:	Wednesday, April 24, 2013	Sheet 15 of 35



1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

**** Strapping Pin, Can not pull low.**
Note the input leakage current to the strap pins must be less than 10uA.

Since ECSCI is OD, no need for a back-drive protection diode on this signal. But note there is internal PU in chipset at default





Touch Screen





Add for EMI

Camera HD specification
Voltage: Max. 3.6V
Current : Max. 200mA
OCP: 200mA ~ 300mA

Distance between C268,C269,C270,C271
and CON5 must larger than 500 mils





Branches are as short as possible!!




For EMI.
Close to CON20

NFC_DETECT#	C813	*10P/50V/C0G	4
NFC-IRQ	C814	*10P/50V/C0G	4
SMB_NFC_CLK	C815	*10P/50V/C0G	4
SMB_NFC_DAT	C816	*10P/50V/C0G	4




NFC module :
Vender : Samsung SNC-i20
Power consumption : Max. 160mW/48mA
Power Ripple +/- 50mV









Close to FIN




MB to USB board



USB Charger




SDP : Standard Downstream Port
CDP : Charging downstream port
DCP : Dedicated Charging Port
Enable/Disable : setting by BIOS




CTL_1	CTL_2	CTL_3	TPS 2540A/2543 Truth Table
0	0	0	OUT discharge, power switch OFF
0	X	1	DCP, Auto-detect(S3/S4/S5, 1.5A)
X	1	0	SDP, USB2.0 mode(S0, 0.5A)
1	0	0	DCP, BC SPEC1.2 only(S3/Deep standby/S4/S5, 1.5A)
1	0	1	DCP, Divider mode only(S3/S4/S5, 1.5A)
1	1	1	CDP (S0, 1.5A)

System State	USB Battery Charging Setting			
	Disable	C(1 2 3)	Enable	C(1 2 3)
S0	SDP	(X 1 0)	CDP	(1 1 1)
S3	SDP	(X 1 0)	DCP BC	(1 0 0)
DS3	Charger OFF	(0 0 0)	DCP BC	(1 0 0)
S4	Charger OFF	(0 0 0)	DCP BC	(1 0 0)
S5	Charger OFF	(0 0 0)	DCP BC	(1 0 0)


USB 3.0 PORT1




USB 3.0 PORT0





ILIM_SEL (I LIMIT(A)= 48000/R)		
HI	I_LIM_1	
LO	I_LIM_0	48000/22.6K=2.123A




AC Mode : Support Wake on LAN
DC Mode : Don't support wake on LAN



WLAN/WIMAX/WIDI





KB BACKLIGHT






KB Backlight: Max. 360mA
KB Backlight PWM=380Hz





ODD CONNECTOR




HDD CONNECTOR




HDD PROTECT SPI INTERFACE









T/P Board to T/P





FAN



1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.



Power SW Board Connector



For EMI




CAPSLED	C364	10.1U/10V/X5R 4
NBSWON#	C366	10.1U/10V/X5R 4
FUN_ASSIST#	R C365	10.1U/10V/X5R 4







Quanta Computer Inc.
PROJECT : HKA

Size	Document Number	Rev
	LED/PS/DMIC\Camera	1A
Date:	Wednesday, April 24, 2013	Sheet 25 of 35

Richland 25W: GRP A
VDD_NB LL: -4.0mV/A









MODE	Resistor on Mode	Fsw	Discharge Mode
3	200Kohm	400KHz	Tracking discharge
2	100Kohm	300KHz	
1	68Kohm	300KHz	Non-tracking discharge
0	47Kohm	400KHz	

STATE	S3	S5	1.5VSUS	VITREF	VIT
S0	1	1	On	On	On
S3	0	1	On	On	Off/High Z
S4/S5	0	0	Off	Off	Off




VCC1.2




$$V_{out1} = (1 + R_g/R_h) * 0.5$$


VCC2.5




$$V_{out1} = (1 + R_q/R_h) * 0.8$$


Thermal Protection and Battery UVP for VEDS Abnormal







- 1.Level 1 Environment-related Substances Should Never be Used.
- 2.Recycled Resin and Coated Wire should be procured from Green Partners




WLAN NUT

H15
H-TC197BC122D122P2


FCH NUT

H18
H-C177D118PTH19
H-C177D118PT























KEY BOARD Connector




KB(50503-02441-001)




MX0	C386	68P/50V/C0G .4
MX1	C385	68P/50V/C0G .4
MX2	C384	68P/50V/C0G .4
MY0	C383	68P/50V/C0G .4
MY1	C380	68P/50V/C0G .4
MY2	C377	68P/50V/C0G .4
MX3	C379	68P/50V/C0G .4
MY3	C376	68P/50V/C0G .4
MY4	C374	68P/50V/C0G .4
MY5	C57	68P/50V/C0G .4
MY6	C49	68P/50V/C0G .4
MY7	C58	68P/50V/C0G .4
MY8	C52	68P/50V/C0G .4
MX4	C373	68P/50V/C0G .4
MY9	C372	68P/50V/C0G .4
MX5	C50	68P/50V/C0G .4
MX6	C46	68P/50V/C0G .4
MY10	C43	68P/50V/C0G .4
MX7	C45	68P/50V/C0G .4
MY11	C44	68P/50V/C0G .4
MY12	C41	68P/50V/C0G .4
MY13	C55	68P/50V/C0G .4
MY14	C53	68P/50V/C0G .4
MY15	C39	68P/50V/C0G .4



 Quanta Computer Inc. PROJECT : HKA		Size	Document Number	Rev
			HOLE/EMI/KB	1A
Date:	Wednesday, April 24, 2013	Sheet	33 of 35	

1.Level 1 Environment-related Substances Should Never be Used.
 2.Recycled Resin and Coated Wire should be procured from Green Partners.

		Quanta Computer Inc. PROJECT : HKA	
Size	Document Number	eDP to LVDS	
Date:	Wednesday, April 24, 2013	Sheet	34 of 35
			Rev 1A

I/O PORT LIST

USB PORT Architecture	
PORT 0	USB2.0
PORT 1	USB2.0
PORT 2	N/A
PORT 3	N/A
PORT 4	N/A
PORT 5	Touch Screen
PORT 6	WiMAX/BT
PORT 7	Camera
PORT 8	N/A
PORT 9	N/A
PORT 10	USB3.0
PORT 11	USB3.0
PORT 12	N/A
PORT 13	N/A

PCIE BUS	
PORT 0	WLAN Port
PORT 1	CARD READER
PORT 2	GLAN(RTL8111GS)
PORT 3	N/A

SATA BUS	
PORT 0	HDD
PORT 1	ODD
PORT 2	N/A
PORT 3	N/A
PORT 4	N/A
PORT 5	N/A

M/B ID LIST

SIZE	Board ID0
HKA 14"	0
HKB 15"	1

I/F	Board ID1
eDP	0
LVDS	1

CPU	Board ID2	Board ID3
A4	0	0
A6	0	1
A8	1	0
A10	1	1

SM BUS LIST

SM BUS	MBCLK/MBDATA	WRITE	READ	Function
ISL88732HRTZ-T	0001 001X	0001 0010	0001 0011	Charger

SM BUS	MBCLK_BAT/MBDATA_BAT	WRITE	READ	Function
VGP-BPS35A	0001 011X	0001 0110	0001 0111	Battery

SM BUS	SMB0_RUN_CLK/SMB0_RUN_DAT	WRITE	READ	Function
DIMM Module 0	1010 000X	1010 0000	1010 0001	DDRIII
DIMM Module 1	1010 001X	1010 0010	1010 0011	DDRIII

SM BUS	SMB1_RUN_CLK/SMB1_RUN_DAT	WRITE	READ	Function
Synaptics	0010 110X	0010 1100	0010 1101	Click PAD

POWER MAP

	S0	S3	S4	S5 (Charger Enable)	S5 (Charger Disable)
RUN_ON_CPU	H	L	L	L	L
+NB_CORE	H	L	L	L	L
+VCC_CORE	H	L	L	L	L
+1.2V	H	L	L	L	L
RUN_ON	H	L	L	L	L
+5V	H	L	L	L	L
+3V	H	L	L	L	L
+2.5V	H	L	L	L	L
+1.1V_RUN	H	L	L	L	L
+0.75V_DDR_VTT	H	L	L	L	L
SUS_ON	H	H	L	L	L
+1.35V_SUS	H	H	L	L	L
+3V_SUS	H	H	L	L	L
+1.1V_SUS	H	H	L	L	L
S5_ON_1.1V	H	H	*H/L	L	L
+1.1V_S5	H	H	*H/L	L	L
S5_ON_3V	H	H	*H/L	L	L
+3V_S5	H	H	*H/L	L	L
EC_WAKE_ON	H	H	*H/L	H	L
+3V_WAKE	H	H	*H/L	H	L
+5V_WAKE	H	H	*H/L	H	L
RUN_ON_5V	H	L	L	L	L
+5V_ODDHDD	H	L	L	L	L

* H: If wake up event exists.